DVT IDE for VS Code VHDL User Guide
Rev. 23.1.12, 23 May 2023
Go to Product Page
    Next   

DVT IDE for VS Code VHDL User Guide

Table of Contents

1. Installation
1.1. System Requirements
1.2. Install DVT for VS Code from Marketplace
1.3. Install DVT for VS Code from VSIX
1.4. Install DVT for VS Code Using a Pre-Packed Distribution
1.5. Set the License
2. Predefined Projects
3. Build Configurations
3.1. Project Natures
3.2. Non-top files
3.3. default.build
3.4. Auto-config
3.5. Simulator Log-config
3.6. Emulating compiler invocations
3.7. Multiple .build Files
3.8. Compatibility Modes
3.8.1. Default DVT Compatibility Mode
3.8.2. gcc Compatibility Mode
3.8.3. ius.irun Compatibility Mode
3.8.4. ius.perspec Compatibility Mode
3.8.5. questa.vcom Compatibility Mode
3.8.6. questa.vlog Compatibility Mode
3.8.7. vcs.vhdlan Compatibility Mode
3.8.8. vcs.vlogan Compatibility Mode
3.8.9. xcelium.xrun Compatibility Mode
3.9. Paths
3.10. Strings
3.11. Comments
3.12. Environment Variables
3.13. Including Other Argument Files
3.14. All Build Directives
3.15. SystemVerilog OVM or UVM Library Compilation
3.16. Xilinx Libraries Compilation
3.17. Intel(Altera) Quartus Libraries Compilation
3.18. Questa Libraries Compilation
3.19. Use of External Programs
4. Compile Checks
4.1. Compile Waivers
4.2. Semantic Checks
4.3. Non Standard Checks
5. Quick Fix Proposals
6. Content Assist (Autocomplete)
6.1. Content assist for CamelCase and Underscore
6.2. Code Templates
6.3. Component Automatic Instantiation
6.4. Generate Case Statement Using Autocomplete
7. Hyperlinks
8. Show Usages
9. Show Readers or Writers
10. Show Instances
11. Peek Exploration
12. Refactoring
13. Code Factory
14. Code Formatting
14.1. Capitalization
14.2. Whitespace
14.3. Indentation
14.4. Vertical Alignment
14.5. Line Wrapping
14.6. Disable Format for Code Sections
15. Breadcrumb Navigation Bar
15.1. Design Breadcrumb
15.2. Verification Breadcrumb
15.3. Scope Breadcrumb
16. Diagrams
16.1. Design Diagrams
16.1.1. Schematic Diagrams
16.1.2. Flow Diagrams
16.1.3. Block Diagrams
16.1.4. Finite-State Machine Diagrams
16.1.5. Design Diagram Actions
16.1.6. Design Diagram Filters
16.2. Bit Field Diagrams
16.3. WaveDrom Timing Diagrams
16.4. Common Diagram Actions
16.5. Common Diagram Toolbar
17. Syntax Coloring
18. Tooltips
18.1. Comments Formatting
18.1.1. Javadoc
18.1.2. Natural Docs
19. Workspace Symbols
20. Views
20.1. Problems View
20.2. Outline View
20.3. Compiled Files View
20.4. Compile Order View
20.5. Design Hierarchy View
20.6. Diagnostics View
21. Quick Search in Views
21.1. CamelCase
21.2. Simple Regex
21.3. Hierarchical Search
21.4. Search for Members
21.5. Search Port in Design Hierarchy
22. Content Filters
22.1. Content Filters XML Syntax
22.2. Filtering by Element Type
22.3. Content Filters Examples
22.4. Predefined Content Filters
23. External Tools Integration
24. Scripts
24.1. dvt_code.sh
24.1.1. dvt_code.sh Syntax
24.1.2. dvt_code.sh Examples
24.2. dvt_ls.sh
24.2.1. dvt_ls.sh Syntax
24.2.2. dvt_ls.sh Examples
25. Custom Scripts
26. SCM Checkout Hook
27. Application Notes
27.1. Flow Integration
27.2. Environment Variables
27.3. Design Elaboration
27.3.1. Top candidates
27.3.2. Parameter values
27.3.3. Unelaborated Design
27.3.4. Debugging
27.3.5. Performance
27.4. FPGA Support
27.4.1. Intel(Altera) Quartus
27.4.2. Xilinx ISE/Vivado
28. Handy VS Code Documentation Pointers
29. What is New?
30. How to Report an Issue?
31. Legal Notices
32. Third Party Licenses
33. Q & A
33.1. Can I deactivate DVT support for a workspace even though one of my workspace folders contains a .dvt directory?
    Next