DVT SystemVerilog IDE User Guide
Rev. 21.1.8, 1 March 2021
When the sensitivity list of an always block is incomplete, warnings are triggered for all missing signals.
Place the editor cursor on the warning's line and press Ctrl + 1, select Add signal ... to sensitivity list from the list of quick fix proposals and press Enter.