DVT SystemVerilog IDE User Guide
Rev. 22.1.22, 2 August 2022
A warning is triggered when the net declaration is implicit.
Place the editor cursor on the warning's line and press Ctrl + 1, select "Explicitly declare ..." from the list of quick fix proposals and press Enter.
The type of the new net declaration is automatically detected from context.