DVT SystemVerilog IDE User Guide
Rev. 20.1.26, 30 July 2020

7.11 Fully Qualify Type

An error is triggered when accessing a type which is not visible in the current scope, for example a class defined inside some other package.

Place the editor cursor on the error's line and press Ctrl + 1, select Fully qualify ... from the list of quick fix proposals and press Enter.