DVT SystemVerilog IDE User Guide
Rev. 21.1.8, 1 March 2021
An error is triggered when accessing a type which is not visible in the current scope, for example a class defined inside some other package.
Place the editor cursor on the error's line and press Ctrl + 1, select Fully qualify ... from the list of quick fix proposals and press Enter.