DVT SystemVerilog IDE User Guide
Rev. 20.1.32, 17 September 2020

3.8.14 Inspect the Verification Hierarchy

Position the cursor on a UVM class name and press Shift+F6 or right click and choose Show > Verification Hierarchy from the menu.

The Verification Hierarchy View opens with the chosen class set as the top of the hierarchy.